Scroll to navigation

VERMIN(1) Verilog Compilation VERMIN(1)


vermin - Parses and processes Verilog HDL files


vermin [VERILOGFILE]... [option]...


Parses Verilog HDL files for use by other tools. The Verilog grammar used is 1364-1995.


Prints out help screen.
Emit monolithic (parser view of) file to fname.
Emit source code stems to stdout.
Emit source code variables to stdout.
Equivalent to `define X Y in source.
Equivalent to `define X Y in source.
Add dirname to include search path.
Add ext to filename when searching for files.
Add name (synopsys, verilint, vertex) to accepted pragmas. Note that "vertex" is for legacy reasons; the executable name has since changed to avoid name clashes with an existing 3D modeling program.
Add directory dirname to source input path.
Add directory dirname to source input path (case insensitive search).
Insert args from filename. Does not work recursively.


The following indicates that the library extension is .v and that the include directory is the current working directory and that the library directory is also the current working directory. Stems generation is enabled to generate a stems file for use with other tools. Various compile-time defines are also defined on the command line.


Anthony Bybell <>


rtlbrowse(1) gtkwave(1)

0.1.1 Anthony Bybell