Scroll to navigation

LLI(1) User Commands LLI(1)


lli - manual page for lli 6.0


OVERVIEW: llvm interpreter & dynamic compiler

USAGE: lli [options] <input bitcode> <program arguments>...


General options:

-O=<char> - Optimization level. [-O0, -O1, -O2, or -O3] (default = '-O2')

-aarch64-neon-syntax - Choose style of NEON code to emit from AArch64 backend:

- Emit generic NEON assembly
- Emit Apple-style NEON assembly

-amdgpu-dump-hsa-metadata - Dump AMDGPU HSA Metadata

-amdgpu-enable-merge-m0 - Merge and hoist M0 initializations

-amdgpu-sdwa-peephole - Enable SDWA peepholer

-amdgpu-spill-sgpr-to-smem - Use scalar stores to spill SGPRs if supported by subtarget

-amdgpu-verify-hsa-metadata - Verify AMDGPU HSA Metadata

-amdgpu-vgpr-index-mode - Use GPR indexing mode instead of movrel for vector indexing

-arm-add-build-attributes -

-arm-implicit-it - Allow conditional instructions outdside of an IT block

- Accept in both ISAs, emit implicit ITs in Thumb
- Warn in ARM, reject in Thumb
- Accept in ARM, reject in Thumb
- Warn in ARM, emit implicit ITs in Thumb

-asm-instrumentation - Instrumentation of inline assembly and assembly source files

- no instrumentation at all
- instrument instructions with memory arguments

-asm-show-inst - Emit internal instruction representation to assembly file

-atomic-counter-update-promoted - Do counter update using atomic fetch add
for promoted counters only

-bounds-checking-single-trap - Use one trap block per function

-code-model - Choose code model

- Small code model
- Kernel code model
- Medium code model
- Large code model

-color - use colored syntax highlighting (default=autodetect)

-cost-kind - Target cost kind

- Reciprocal throughput
- Instruction latency
- Code size

-cvp-dont-process-adds -

-data-sections - Emit data into separate sections

-debug-counter - Comma separated list of debug counter skip and count

- Controls which variables are renamed with predicateinfo
- Controls which instructions are visited
- Controls which instructions are value numbered
- Controls which instructions we create phi of ops for
- Controls which tag collisions are avoided

-debugger-tune - Tune debug info for a particular debugger

- gdb
- lldb
- SCE targets (e.g. PS4)

-denormal-fp-math - Select which denormal numbers the code is permitted to require

- IEEE 754 denormal numbers
- the sign of a flushed-to-zero number is preserved in the sign of 0
- denormals are flushed to positive zero

-disable-fp-elim - Disable frame pointer elimination optimization

-disable-lazy-compilation - Disable JIT lazy compilation

-disable-tail-calls - Never emit tail calls

-do-counter-promotion - Do counter register promotion

-dwarf-version=<int> - Dwarf version

-emscripten-cxx-exceptions-whitelist=<string> - The list of function names in which Emscripten-style exception handling is enabled (see emscripten EMSCRIPTEN_CATCHING_WHITELIST options)

-emulated-tls - Use emulated TLS model

-enable-cache-manager - Use cache manager to save/load mdoules

-enable-emscripten-cxx-exceptions - WebAssembly Emscripten-style exception handling

-enable-emscripten-sjlj - WebAssembly Emscripten-style setjmp/longjmp handling

-enable-load-pre -

-enable-name-compression - Enable name string compression

-enable-no-infs-fp-math - Enable FP math optimizations that assume no +-Infs

-enable-no-nans-fp-math - Enable FP math optimizations that assume no NaNs

-enable-no-signed-zeros-fp-math - Enable FP math optimizations that assume the sign of 0 is insignificant

-enable-no-trapping-fp-math - Enable setting the FP exceptions build attribute not to use exceptions

-enable-packed-inlinable-literals - Enable packed inlinable literals (v2f16, v2i16)

-enable-si-insert-waitcnts - Use new waitcnt insertion pass

-enable-unsafe-fp-math - Enable optimizations that may decrease FP precision

-entry-function=<function> - Specify the entry function (default = 'main') of the executable

-exception-model - exception model

- default exception handling model
- DWARF-like CFI based exception handling
- SjLj exception handling
- ARM EHABI exceptions
- Windows exception model

-expensive-combines - Enable expensive instruction combines

-extra-archive=<input archive> - Extra archive files to be loaded

-extra-module=<input bitcode> - Extra modules to be loaded

-extra-object=<input object> - Extra object files to be loaded

-fake-argv0=<executable> - Override the 'argv[0]' value passed into the executing program

-fatal-warnings - Treat warnings as errors

-filetype - Choose a file type (not all types are supported by all targets):

- Emit an assembly ('.s') file
- Emit a native object ('.o') file
- Emit nothing, for performance testing

-float-abi - Choose float ABI type

- Target default float ABI type
- Soft float ABI (implied by -soft-float)
- Hard float ABI (uses FP registers)

-force-interpreter - Force interpretation: disable JIT

-fp-contract - Enable aggressive formation of fused FP ops

- Fuse FP ops whenever profitable
- Only fuse 'blessed' FP ops.
- Only fuse FP ops when the result won't be affected.

-function-sections - Emit functions into separate sections

-gpsize=<uint> - Global Pointer Addressing Size.
The default size is 8.

-hash-based-counter-split - Rename counter variable of a comdat function based on cfg hash

-import-all-index - Import all external functions in index.

-incremental-linker-compatible - When used with filetype=obj, emit an object file which can be used with an incremental linker

-instcombine-maxarray-size=<uint> - Maximum array size considered when doing a combine

-internalize-public-api-file=<filename> - A file containing list of symbol names to preserve

-internalize-public-api-list=<list> - A list of symbol names to preserve

-iterative-counter-promotion - Allow counter promotion across the whole loop nest.

-jit-kind - Choose underlying JIT kind.

- Orc-based MCJIT replacement
- Orc-based lazy JIT.

-load=<pluginfilename> - Load the specified plugin

-lto-pass-remarks-output=<filename> - Output filename for pass remarks

-march=<string> - Architecture to generate code for (see --version)

-mattr=<a1,+a2,-a3,...> - Target specific attributes (-mattr=help for details)

-max-counter-promotions=<int> - Max number of allowed counter promotions

-max-counter-promotions-per-loop=<uint> - Max number counter promotions per loop to avoid increasing register pressure too much

-mc-relax-all - When used with filetype=obj, relax all fixups in the emitted object file

-mcjit-remote-process=<filename> - Specify the filename of the process to launch for remote MCJIT execution.
If none is specified, remote execution will be simulated in-process.

-mcpu=<cpu-name> - Target a specific cpu type (-mcpu=help for details)

-meabi - Set EABI type (default depends on triple):

- Triple default EABI version
- EABI version 4
- EABI version 5

-memop-size-large=<uint> - Set large value thresthold in memory intrinsic size profiling. Value of 0 disables the large value profiling.

-memop-size-range=<string> - Set the range of size in memory intrinsic calls to be profiled precisely, in a format of <start_val>:<end_val>

-merror-missing-parenthesis - Error for missing parenthesis around predicate registers

-merror-noncontigious-register - Error for register names that aren't contigious

-mhvx - Enable Hexagon Vector eXtensions

- Build for HVX v60
- Build for HVX v62
- Build for HVX v65

-mips-compact-branches - MIPS Specific: Compact branch policy.

- Do not use compact branches if possible.
- Use compact branches where appropiate (default).
- Always use compact branches if possible.

-mips16-constant-islands - Enable mips16 constant islands.

-mips16-hard-float - Enable mips16 hard float.

-mno-compound - Disable looking for compound instructions for Hexagon

-mno-fixup - Disable fixing up resolved relocations for Hexagon

-mno-ldc1-sdc1 - Expand double precision loads and stores to their single precision counterparts

-mno-pairing - Disable looking for duplex instructions for Hexagon

-mtriple=<string> - Override target triple for module

-mwarn-missing-parenthesis - Warn for missing parenthesis around predicate registers

-mwarn-noncontigious-register - Warn for register names that arent contigious

-mwarn-sign-mismatch - Warn for mismatching a signed and unsigned value

-no-deprecated-warn - Suppress all deprecated warnings

-no-discriminators - Disable generation of discriminator information.

-no-warn - Suppress all warnings

-nozero-initialized-in-bss - Don't place zero-initialized symbols into bss section

-nvptx-sched4reg - NVPTX Specific: schedule for register pressue

-object-cache-dir=<string> - Directory to store cached object files (must be user writable)

-pie-copy-relocations - PIE Copy Relocations

-print-module-scope - When printing IR for print-[before|after]{-all} always print a module IR

-r600-ir-structurize - Use StructurizeCFG IR pass

-rdf-dump -

-rdf-limit=<uint> -

-relax-elf-relocations - Emit GOTPCRELX/REX_GOTPCRELX instead of GOTPCREL on x86-64 ELF

-relocation-model - Choose relocation model

- Non-relocatable code
- Fully relocatable, position independent code
- Relocatable external references, non-relocatable code
- Code and read-only data relocatable, accessed PC-relative
- Read-write data relocatable, accessed relative to static base
- Combination of ropi and rwpi

-remote-mcjit - Execute MCJIT'ed code in a separate process.

-safepoint-ir-verifier-print-only -

-sample-profile-check-record-coverage=<N> - Emit a warning if less than N% of records in the input profile are matched to the IR.

-sample-profile-check-sample-coverage=<N> - Emit a warning if less than N% of samples in the input profile are matched to the IR.

-sample-profile-inline-hot-threshold=<N> - Inlined functions that account for more than N% of all samples collected in the parent function, will be inlined again.

-sample-profile-max-propagate-iterations=<uint> - Maximum number of iterations to go through when propagating sample block/edge weights through the CFG.

-soft-float - Generate software floating point library calls

-speculative-counter-promotion-max-exiting=<uint> - The max number of exiting blocks of a loop to allow
speculative counter promotion
-speculative-counter-promotion-to-loop - When the option is false, if the target block is in a loop, the promotion will be disallowed unless the promoted counter
update can be further/iteratively promoted into an acyclic region.

-stack-alignment=<uint> - Override default stack alignment

-stack-size-section - Emit a section containing stack size metadata

-stack-symbol-ordering - Order local stack symbols.

-stackrealign - Force align the stack to the minimum alignment

-summary-file=<string> - The summary file to use for function importing.

-tailcallopt - Turn fastcc calls into tail calls by (potentially) changing ABI.

-thread-model - Choose threading model

- POSIX thread model
- Single thread model

-threads=<int> -

-unfold-element-atomic-memcpy-max-elements=<uint> - Maximum number of elements in atomic memcpy the optimizer is allowed to unfold

-unique-section-names - Give unique names to every section

-use-ctors - Use .ctors instead of .init_array.

-verify-region-info - Verify region info (time consuming)

-vp-counters-per-site=<number> - The average number of profile counters allocated per value profiling site.

-vp-static-alloc - Do static counter allocation for value profiler

Generic Options:

-help - Display available options (-help-hidden for more)

-help-list - Display list of available options (-help-list-hidden for more)

-version - Display the version of this program

January 2019 lli 6.0